Macro assert_verilog_eq 

macro_rules! assert_verilog_eq {
    ($left:expr, $right:expr $(,)?) => { ... };
    ($left:expr, $right:expr, $($arg:tt)+) => { ... };
}

Compare Verilog as strings up to indentation.